DS1337S+C01【PDF 15/16 页】IC RTC SERIAL 2WIRE LP 8-SOIC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录1993

11页 12页 13页 14页 [15页]16页

DS1337 I

2C Serial Real-Time Clock

ADDRESS MAP

Table 2 shows the address map for the DS1337 registers. During a multibyte access, when the address pointer

reaches the end of the register space (0Fh) it wraps around to location 00h. On an I

2C START, STOP, or address

pointer incrementing to location 00h, the current time is transferred to a second set of registers. The time

information is read from these secondary registers, while the clock may continue to run. This eliminates the need

to re-read the registers in case of an update of the main registers during a read.

Table 2. Timekeeper Registers

ADDRESS

BIT 7

BIT 6

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0

FUNCTION

RANGE

00H

10 Seconds

Seconds

00–59

01H

10 Minutes

Minutes

00–59

AM/PM

02H

12/

10 Hour

Hour

Hours

1–12

+AM/PM

00–23

03H

Day

1–7

04H

10 Date

Date

01–31

05H

Century

10 Month

Month

Month/

Century

01–12 +

Century

06H

10 Year

Year

00–99

07H

A1M1

10 Seconds

Seconds

Alarm 1

Seconds

00–59

08H

A1M2

10 Minutes

Minutes

Alarm 1

Minutes

00–59

AM/PM

09H

A1M3

12/

10 Hour

Hour

Alarm 1

Hours

1–12 +

AM/PM

00–23

Day

Alarm 1

Day

1–7

0AH

A1M4

DY/

10 Date

Date

Alarm 1

Date

01–31

0BH

A2M2

10 Minutes

Minutes

Alarm 2

Minutes

00–59

AM/PM

0CH

A2M3

12/

10 Hour

Hour

Alarm 2

Hours

1–12 +

AM/PM

00–23

Day

Alarm 2

Day

1–7

0DH

A2M4

DY/

10 Date

Date

Alarm 2

Date

01–31

0EH

EOSC

RS2

RS1

INTCN

A2IE

A1IE

Control

—

0FH

OSF

A2F

A1F

Status

—

Note: Unless otherwise specified, the state of the registers is not defined when power is first applied or VCC falls below the VOSC.

I2C INTERFACE

The I

2C interface is accessible whenever V

CC is at a valid level. If a microcontroller connected to the DS1337 resets

while reading from the DS1337 during an I

2C read, the two could become unsynchronized. The microcontroller must

terminate the last byte read with a Not-Acknowledge (NACK) to properly terminate the read. When the microcontroller

resets, the DS1337 I

2C interface may be placed into a known state by toggling SCL until SDA is observed to be at a

high level. At that point the microcontroller should pull SDA low while SCL is high, generating a START condition.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式